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ABSTRACT
Over the past decade many valuable "tools" have been developed
for the logical designer. Most of this development has been quite for-
mal. From a practical point of view, it is often difficult to apply the
"tools" to the actual design of equipment. However if these "tools"
are developed in terms of the basic circuit module of a particular piece
of equipment they may be used to greatly simplify the design of the
equipment. For example, the symbolic logic diagram can be used to
produce a finished circuit design if symbols are chosen which represent
the basic circuit module, and circuit as well as logical constraints
are considered in drawing the diagram. Even in the case of Boolean
algebra a form of expression can be chosen, based on the circuit
module, which simplifies the design of the final logical circuitry.
The author wishes to express his appreciation to Professor
Mitchell L. Cotton of the U.S. Naval Postgraduate School, and to
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During the past few years the more formal aspects of the logical
design of digital computer circuits have received fairly widespread at-
tention /1-5/ . In spite of this, the current state of the art is such that
the actual engineering logical design of even the most recent large-
scale digital computers still relies most heavily on methods that are
only rather tenuously related to the formal theories. The present study
has been undertaken with the objective of narrowing the gap between
the engineering design and classical logical design in the environment
of a particular circuit philosophy.
The methods developed in this paper were the outgrowth of a design
project involving logical circuitry for the digital "interface" between
a large-scale digital computer, a small computer, and a radar data
transfer and operator's control console. Such a unit is currently under
development for the U.S. Naval Postgraduate School's Digital Control
and Automation Laboratory. This "interface" design is described in
its entirety in a separate engineering report. / 10/
The design procedure for the construction of logical equipment can
be divided into four parts; (l) the development of a basic logic circuit;
(2) the selection of a logic diagram symbol to best represent the cir-
cuitry; (3) the derivation of an optimum Boolean expression to represent
the logical circuitry; and (4) the development of a procedure for trans-
cribing the Boolean expressions into wiring instructions.
The development of a basic logic circuit is based on the consi-
deration of such factors as switching speed, circuit timing, cost, etc.
The basic logic circuit used in the design of the logical "interface"

mentioned above was developed by the Control Data Corporation (CDC)
and is the basic circuit used in their computers. This circuit will be
described and used as the basis for the development of the design pro-
cedure. This same procedure can be applied to any basic logic circuit
chosen by the designer.
The principles developed are illustrated by examples taken from the
logical "interface" design, and from a smaller problem which is amenable
to construction in the laboratory. Appendix A contains a reference list
of fundamental Boolean relations.

2. Basic Logic Circuit
The CDC logic circuit will be used to illustrate the design procedure
presented in this paper. The circuit is described in section 2.1. The
basic logic circuit is mounted in several configurations on a 15 pin logic
card. The logic card is described in section 2.2. A set of rules which
govern the use of the logic card are delineated in section 2.3.
2 . 1 Basic Logic Circuit
The basic logic circuit is shown in figure 2-1. This circuit re-
quires three supply voltages; -20, 0, +20 volts. A -3.0 volts at
an input or output terminal represents a logical "1"; a -0.5 volts a logi-
cal "0" . The circuit will switch between these levels in not less than
50 nanoseconds and not more than 100 nanoseconds. The logic of the
circuitry is OR - NOT - AND.
2.1.1 OR Circuit
In figure 2-1 R01, CR01, and R02 , CR02 form two separate
OR inputs. As many as six OR input circuits may be used with a single
inverter circuit. If a logical "0" (-0.5v) is applied at each of the in-
put terminals of the OR circuits the voltage at point B will be -1.5
volts, none of the diodes CR01, CR02 , etc. , will conduct, and the in-
verter circuit will interpret the input as a logical "0" . If any of the
input terminals go to a logical "1" (-3.0v) , the diodes at these input
terminals will conduct and the voltage at point B will drop to approxi-
mately -2.7 volts. The inverter circuit will recognize this voltage as
an input logical "1" .

2.1.2 Inverter Circuit
This part of the logic circuitry performs the NOT operation.
In the circuit an emitter follower (Q01) drives a grounded emitter ampli-
fier. A capacitor (COl) is used at the input to the inverter circuit to
improve the switching time. Consider the circuit in figure 2-1 when the
inputs to all the OR circuits are a logical " 0" . The voltages at the
junction points in the circuit are indicated in the parentheses; all vol-
tages are measured with respect to ground. CR01 and CR07 are back-
biased, and therefore represent open circuits. CR08 is a feedback diode
and is conducting. This diode sets up a voltage divider network, R08,
R09, RIO, and Rll, between the output voltage and the +20 volt supply.
This sets the voltage at the base of Q01 at -0.47 volts, and at the base
fo Q02 at -0.22 volts. The voltage at the collector is -3.0 volts, or a
logical "1" ; the desired output.
Referring now to figure 2 -2 , consider the inverter circuit when the
input to any one of the OR circuits is a logical "1" (~3.0v) , CR01 and
CR07 are conducting, and CR08 is back-biased. Again the voltages at
the various junction points in the circuit are indicated in parentheses.
A voltage divider network consisting of R01, R09 , R10, and Rll is set
up between the supply voltages, -20 volts and +20 volts. The voltage
division in this network is affected by the feedback through CR07„ The
voltage at the base of Q01 goes more negative causing increased con-
duction through this transistor. This causes more voltage drop across
R12, and the voltage at the base of Q02 goes more negative to a -0.2 6
volts. The voltage at the collectors of the two transistors rises to
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Figure 2-2 CDC Basic Logic Circuit

2.1.3 The AND Connection
The inverter output at the collectors is connected to the
output terminals of the card through output diodes. Up to six output
diodes are used on some cards. These diodes form AND circuits when
considered in conjunction with the 6800 ohm resistor of the OR circuits
at the input to the following inverter.
Consider the case where an output from one inverter is to be the
only input to another inverter circuit. This is illustrated in figure 2-3.
Diode CR01 may be considered an open circuit. Either a logical "1"
or a logical "0" at A will cause CR09 to conduct and this voltage will
become the input voltage to the next inverter circuit. Thus CR09 has
no appreciable affect on the operation of the circuit. Now consider
the case shown in figure 2-4 where the input to an inverter is to depend
on the result of ANDing the outputs of three other inverter circuits. If
the output of each of the inverters, A,B, and C, is a logical "1"
(-3.0v) then all of the AND diodes will conduct and the OR circuit will
see an input "1". But if any one of the inverters, A,B, or C , has an
output which is "0" (0.5v)
,
then the AND diode for this inverter alone
will conduct. The voltage at point D will be -0.5 volts. The AND
diodes for the other two inverter circuits are clearly back-biased.
Thus the OR circuit will see an input of "0" , and indeed the input to
the OR circuit will depend on the Boolean expression A'B'C.
2 . 2 Logic Cards
The logic circuitry which was just discussed in the preceding
section is mounted on a 15 pin printed circuit card. Two examples of













Single Output to Single Input Connection
Figure 2-3
Inverter A 6800 ohms
Inverter B
Inverter C
Single input OR terminal




Figure 2-5 Single Inverter Card llj.
?>
Figure 2-6 Double Inverter Card 22

component side of the card the pins are numbered from right to left,
1 to 15. Pins 13, 14, and 15 always carry the supply voltages; pin
13 is connected to -20 volts, pin 14 to volts (ground) , and pin 15 to
+20 volts. Each type of CDC logic card carries an identifying number
which is imprinted on the printed circuit side of the card. The types of
logic cards which will be considered in this paper are numbers 14, 16
21, 22, 23, and 24. The circuit diagram and layout for each card are
shown in figures 2- 7 through 2-12. The highest order digit in each
card number indicates the number of inverter circuits mounted on the
card. That is the 14 and 16 cards each have one inverter circuit per
card; the 21, 22, 23, and 24 cards each have two inverter circuits.
The lower order digit indicates the number of OR inputs associated with
each inverter circuit on the card. On the 15 pin card, since three pins
(13, 14, and 15) carry supply voltages, this leaves 12 pins to be di-
vided between input and output. Thus a 14 card has one inverter cir-
cuit, four input connections, and eight output connections. The lower
numbered pins are always assigned to input. The 22 card has two in-
verter circuits, two inputs per inverter circuit, and four output con-
nections for each inverter circuit. The pin assignments for each card
type are summarized in table 2-1 , page 18.
A test point for each inverter is located at the top of the card.
The voltage at this test point is the transistors' collector voltage.
2.3 Rules Governing the Use of the Logic Circuit
The following rules apply to the use of the logic circuit.
(1) A maximum of eight outputs may be taken from a single inverter.
10

(2) A maximum of six simultaneously-gated outputs may be taken from
a single inverter. Here gating implies the AND function.
(3) The number of OR inputs to an inverter is limited to a maximum
of six.
(4) The maximum number of AND connections which can be made
to a single OR input is four.
(5) The switching time of a single inverter is from 50 to 100 nano-
seconds. An allowance must be made for this switching time
for each inversion.
(6) The total number of inputs and outputs of a single inverter must
not exceed 12 .




Figure 2-7 Single Inverter Card llj.
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Figure 2-8 Single Inverter Card 16
13

Figure 2-9 Double Inverter Card 21
Ik

Figure 2-10 Double Inverter Card 22
15






Figure 2-12 Double Inverter Card 2l\.
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3 . Logic Diagram
The logic diagram is a symbolic representation of a Boolean ex-
pression. The use of this symbolism is now standard practice in any
treatise on logical design /6 , 7 , 8/ . The symbols in use are quite non-
standard and vary considerably from one author to another. Some typi-
cal symbols taken from the work of three authors are shown in figure
3-1. From an engineering design point of view such symbols are prac-
tically useless. If however a symbolic notation is selected which re-
presents as nearly as possible the basic logic circuit then quite often
reasonably complex logical design problems can be solved directly
using this notation.
A symbolic notation to represent the basic inverter circuit is
developed in section 3.1. In section 3.2 this notation is extended
to include the flip-flop. The direct solution of a design problem is
illustrated in section 3 . 3 by an example taken from the design of the
digital "interface" mentioned in the Introduction.
3. 1 Basic Inverter Symbol
The unit of logical design is the basic inverter circuit des-
cribed in section 2 . This unit has an OR circuit at each input pin and
AND diodes at each output pin. The basic inverter will be represented
by a rectangle in the logic diagram; see figure 3-2. An arrow drawn
into this rectangle will represent an input which is to have an OR re-
lation with the other input arrows. This is represented in figure 3-3.
The AND connection is made by hooking together the input terminal
and all of the output terminals to be ANDed. This AND connection
19









> C a A + B
~> C = AB
'Vh ->G = A
Ledley /jj , p. JLL
A




{> C = A
McCormick /§/, p. 62.
* G = A + B
A
B
AND -* C = AB
A NOT * C = A
Figure 5-1 Typical Logic Symbols
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X + Y = Z
Figure 3-2 Basic Inverter
X + Y = Z
Figure 3-3 Basic Inverter Symbol
21

will be represented by a circle on the logic diagram. Examples of this
connection are shown in figures 3-4 and 3-5.
3.2 Flip-flop
The bi-stable multivibrator, flip-flop, is used as a temporary
storage device in logical circuitry. The circuit is formed by the inter-
connection of two inverter circuits, as shown in figure 3-6. This will
be represented in a logic diagram by two inverters, placed one on top
of the other to form a square, as shown in figure 3-7.
To demonstrate the storage property of the flip-flop observe what
happens in the circuit of figure 3-6 when a logical "1" is applied at
the set input. The output of K will be a "0" , and this is the input
to K
001
. A "0" at the input to K001 will be inverted to a "1" at the
output. This "1" is fed back to the input of K , and is also the set
output of the flip-flop. Now the "1" at the set input can be removed
and the state of the flip-flop will not change until it is cleared.
To clear the FF a "1" is applied at the CLEAR input terminal. This
causes the output of K to go to a "0" , and thus the input to K
to go to a "0". This input "0" will be inverted to a "1" by K000 , and
this "1" is fed back to hold down K . The FF will now remain in
the cleared state, a "0" out at the upper terminal and a "1" out at
the lower terminal, until it is again SET.
Two rules will be followed in assigning inverter numbers to a FF.
These are (1) that the two assigned designators will be consecutive
numbers, and (2) that the even numbered designator will always be
assigned to the upper inverter. Referring to figure 3-6, the SET input
will always be the input to an even numbered inverter; the SET output




Z=A'B'C=A + B + C
Figure 3-1; Logic Diagram
= X + A»B«C = X • A'B-C
= X • A + B + C
= A-X + B»X + C-X



















Figure 3*7 Logic Diagram Symbol for a Flip-flop
2k

3.3 Solution of Design Problems using the Logic Diagram
The logic symbols developed in sections 3.1 and 3.2 are par-
ticularly useful in the design of unclocked logical circuitry. Since
the digital "interface" (DIF) mentioned in the introduction uses un-
clocked logic, its design will be used as the source of two examples.
The examples selected involve the decoding of functions received from
the computer, and the handling of a sequence of program instructions.
These examples have been selected because they illustrate how a de-
signer can use the basic logic symbols to obtain the complete solu-
tion to a design problem. It is important to note that a finished logic
diagram which represents a solution is a complete expression of the
circuitry which will be required to build the logic.
3.3.1 The Design of the Decoding Circuitry
The digital "interface" (DIF) controls the transfer of data
between a CDC 1604 computer, a CDC 160 computer, or between either
of these computers and a radar data transfer and operators control con-
sol. The DIF operates under the program control of both computers.
Therefore it is required to recognize instructions from these computers,
and to take appropriate action on these instructions. In this section
the design of the decoding circuitry will be described, and in the
following section the design of the circuitry to act on a specific pro-
gram will be discussed. In the discussion of each of these design
problems emphasis will be placed on the use of the logic diagram to
obtain the solution.
The program instructions which will be used by the 1604 computer
to control the digital "interface" are listed in table 3-1. The finished
25

design of the decoding circuitry is shown in figure 3-8. To understand
how this design was accomplished consider a specific instruction, say
74.0.65000, Select Interrupt on the 160 Ready to Receive Data from the
1604. The lower order 12 bits of this instruction will come into the
DIF on the function code lines shown at the left of figure 3-8. These
XXX
lines come into the M ' inverters. These M inverters are special in-
put circuits, not discussed in section 2, which convert an external lo-
gical "1" (-0.5v) received at the input to the inverter to an internal
logical "1" (-3.0v) at the output of the inverter. This is illustrated
in figure 3-9. For the purpose of this discussion it suffices to remember
that a logical "1" into an M^^ results in a logical "1" out, a "0" in
results in a "0" out. The upper four octal digits of the instruction
74.0.65000 are not sent to the DIF but are decoded within the 1604
and cause the computer to send out a "1" on the Output Function Ready
line from the 1604. This is shown at the bottom of figure 3-8. A
74.0.5XXXX instruction would have caused the computer to send out a
" 1
" on the Input Function Ready line
.
The inputs to our design problem then are the bits on the 12 func-
tion lines and either the Input Function Ready signal or the Output
Function Ready signal. The desired result required from the design is
to SET the flip-flops at the right of figure 3-8. For the specific in-
struction considered, 74.0.65000, the desired result is a "1" at the
input to K . Since for this instruction there is a "1" on the Output
Function Ready line this can be used to gate a "1" into K to SET the
FF . A "1" can be obtained at the output of an inverter, in this case











































































































55000 Interrupt on 160 ready with data for input to 1604
55001 Select buffer input from 160
55002 Interrupt on OCC* ready with data for input to 1604
55003 Select buffer input, OCC* to 1604
65000 Interrupt to 160 ready to receive data from 1604
65001 Select buffer output 1604 to 160
65003 Select buffer output, 1604 to OCC*
SENSE (74.7.)
55000 Exit on 160 ready with input data for 1604
55001 Exit on 160 not ready with input data for 1604
55004 Exit on OCC ready with data for input to 1604
55005 Exit on OCC not ready with data for input to 1604
65000 Exit on 160 ready to receive data from 1604
65001 Exit on 160 not ready to receive data from 1604
160 Function Codes
5001 Select output from 1604 to 160
5002 Select input to 1604 from 160
5004 Select output from OCC* to 160
5010 Select input to OCC* from 160
5020 Request status
160 Request Status Response
0001 Interrupt request from 1604 for 160 output to 1604
0002 Interrupt request from 1604 for 160 input from 1604
0004 Interrupt request from 1604 for OCC*' ready with input
for 1604
0010 1604 in output mode to OCC*
0020 1604 in input mode from OCC*
*Radar Data Transfer and Operator's Control Console
Figure 3-9 Table 3-1, Program Instructions
28

order octal digit of the function code can be obtained at the outputs of
409 410 411
J , J , and J . Since the next three higher order octal digits
of the function code are the same for all of the instructions, 500X,
these can all be decoded together. One convenient way of doing this
will be to decode for a "0" which can be ORed with the decoding of the
lowest order octal digit of the function code. Thus the desired output
of J
412
will be a "0", the input a " 1" . To obtain this "1" it is only
necessary to invert the bits of the 500 which are "0" and AND these
outputs with the bits of the function code which are "1" .
Thus the design problem is solved right on the logic diagram by
choosing a proper combination of logic circuits which will express the
desired result in terms of the input parameters of the problem. It is
certainly true that the problem could have been solved using some
other symbolism, such as a O or a +) , but the beauty of choos-
ing a symbol which represents the actual basic circuit should now be
apparent. The solution which results on the logic diagram actually
represents the required circuitry. Of course for this to hold the rules
given in section 2.3 must be respected. For example, consider the
404 405
selection of J and J to collect the "0"s of the 5 00 and invert
these to a "1" . If there were no restrictions on the number of inputs
one inverter could have been used to accomplish this task. Since
there is no inverter with more than six OR inputs, two inverters must
404 404
be used; one, J , will be on a 23 card, and the other, J , will be
on a 24 card.
The logic circuitry for decoding the 160 function code is shown in
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the same output cable that carries the data, and a "1" is placed on the
function ready line to indicate that the data on the output cable is to
be interpreted as a function code. The design problem for decoding
the 160 function code is much simpler than the problem encountered in
the design of the 1604 decoding circuitry. This is because a two out
of six code is used in selecting the coding of the upper six bits in the
160 function code. Thus there are only ( ? ) or 15 possible codes
available which can be assigned to these octal digits. The code 50
was selected, and assigned to the DIF. This code then will have
"1" s in the first and third bit positions, 101 000, and those lines which
contain the "l"s are the only ones which need to be decoded by the
designer in order to assure that the function code on the output cable
of the 160 is intended for the DIF. A one bit coding scheme was se-
lected for the lower order six bits. Thus only one of these bits needs
to be decoded to set a particular flip-flop. Here again thi s design
was accomplished right within the framework of the logic diagram. The
decoding scheme for the 160 word is such that every function code as-
signed to the DIF will SET one of the flip-flops and clear all the others.
3.3.2 The Execution of an Instruction Sequence
Now the same technique will be employed to design the
circuitry to carry out a series of instructions from the two computers ,
In particular the problem to be discussed is the design of the circui-
try necessary to establish an output buffer link from the 1604 to the
160. The 1604 will start the sequence of instructions by selecting an
interrupt on the 160 ready to receive data from the 1604, 74.0.65000.
408/409




In the course of its program the 160 will execute a Request Status
instruction, 5020, which will be decoded by the circuitry of figure
450/45
1
3-10 to SET K . The next instruction in the 160 program follow-
ing the Request Status will be a one word input instruction. This one
word will be the response to the Request Status. Therefore it is neces-
sary for the DIF to make up a one word response and make it available
at the input cable to the 160. This response will then be gated into
the 160 when the input instruction is received. The response which
the DIF must put on the input cable is 0002, to indicate that the 1604
has selected an interrupt when the 160 is ready to receive data from
the 1604. This will require the setting of just one bit on the output
cable. This can be done quite simply by just ANDing the SET output
of the Request Status FF with the SET output of the Interrupt FF,
„408/409 -,-. . . f . , ,, p001 . . , ,.K . This is shown in figure 3-11. F is an inverter in line
with the second bit of the input cable to the 160. The 160 computer
will be programmed to interpret this response and select an input from




will be SET. This action of the 160 satisfies the condition
on which the 1604 originally requested an interrupt. This interrupt
409
response is sent to the 1604 by ANDing the SET outputs of K and
459
K , see figure 3-12 .
When the interrupt response signal is received by the 1604 the
program will be interrupted and will jump into a subroutine to sense
the source of the interrupt. One of the instructions in this subroutine
will be a 74 . 7 . 65000 or a 74 . 7 . 65001 . The lowest order bit is not
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Figure 3-12 I6OI4. Interrupt Response
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The other bits of the 5000/1 are decoded by the function decoding
409 410
circuits of figure 3-8, but this time the outputs from J , J , and
412
J will be ORed with a NOT Output Sense Ready signal at the input
427
to J . This is shown in figure 3-13. No FF is set in decoding the
SENSE instructions since they are held on the function lines for 8 micro-
seconds, and it is during this period that the 1604 samples the Sense
459Response line. The Sense Response will be a "1" since K is a
"1" and the 160 Input Active signal is up. This "1" Sense Response
is combined in the 1604 with the lowest order bit of the instruction to
determine whether the program does a half-exit or a full-exit to satisfy
427
the specific Sense instruction. The "1" out of J is also used to
408/409
clear the Interrupt FF , K . This is shown in figure 3-12. Upon
receipt of the Sense Response the 1604 will select an output to the 160
by executing a 74.0.65 001 instruction. This will be decoded and
410/41
1
K ' SET. This will activate the gates shown in figure 3-14 for
the buffer of data from the 1604 to the 160. The a c inputs shown in
figure 3-14 are from a counter which is used to divide the 48 bit 1604
word up into four 12 bit words for input to the 160. This is necessary
since the bit length of the 160 data word is only 12 bits. Thus only
12 of the data gates in figure 3-12 will be SET at any one time This
completes the program sequence necessary to establish an output
buffer link from the 1604 to the 160.
Here again the parameters of this problem were particularly well
suited to a direct solution using the logic diagram. The logic diagram
can also be used to solve problems where the parameters are expressed
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equation into a logic diagram may not lead to an optimum solution
which uses a minimum number of inverter circuits . This problem will
be discussed in the next section.
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4. Derivation of an Optimum Boolean Expression
In the preceding section the logic diagram was used directly to
gain the solution to a design problem. The example given was parti-
cularly well suited for this technique. However in problems where the
design criteria are expressed in the form of Boolean equations this
direct approach may not lead to an optimum solution. This results
from the fact that a Boolean equation can be expressed in many forms,
i.e. , a sum of products, a product of sums, or other equivalent
forms. Since any design is to ultimately result in circuitry which is
constrained to a basic logic circuit, it seems probable that one form
of logical expression may result in the simplest circuitry. The follow-
ing example will provide an intuitive answer to this question of form.
4 . 1 The Simple Binary Adder





One form of the Boolean equation for the sum and the carry is
(1) S = ( A+ B) • ( A-B)
(2) C = A-B
The logic diagram which obtains from (l) and (2) is shown in figure
4-1. It will take seven inverters to build the circuit of equations (1)
and (2) .
For a thorough discussion of the various forms of a logical expression









3 c 002 •» C
* s
Figure I4.-I Binary Addition with Seven Inverters
Figure J4.-2 Binary Addition with Six Inverters
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Applying De Morgan's rule; Appendix A, equation 9; to equation
(1)
S = A + B • { A-B ) = A + B) • ( A + B )
= A( A + B ) + B( A + B )
= + AB + BA +
(3) S = AB + AB
(4) C = A-B
The logic diagram for (3) and (4) is shown in figure 4-2. This expres-
sion will take six inverters to build.
The problem in each logic diagram is that after the AND's and
OR's have been wired the answer is in inverted form, S and C; and
additional inverters are required to get S and C. This results, of
course, from the fact that the AND and OR logic is wired at the input
to an inverter card, and any logical sum which results will of necessity
become inverted before it reaches an output pin.
To overcome this difficulty solve (l) and (2) for S and C.
S =A+ B • (A'B) = (A+ B) + (A B)
(5) S = A'B + A'B
(6) C = A-B = A+ B
Since this logic is connected at the input of an inverter the output of
the inverter will be S and C. The logic diagram for (5) and (6) is
shown in figure 4-3 and indicates that only four inverters will be re-
quired to generate the binary sum and carry.
A conclusion that can be drawn from this brief example is that
fewer inverter cards will be required if the form of the desired equa-





Figure lj.-3 Binary Addition with Four Inverters
k2

the desired result. This conclusion should not seem too strange since
this form clearly represents the logic of a single inverter circuit.
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5. Transcription of the Logical Design into Wiring Instructions
The chassis wiring of even a simple logical design can become
a very complicated problem . To overcome the complexity and reduce
the chance for errors a three step process will be described which has
as its end result the production of a wire tabulation. This tabulation
contains the origin and destination of every wire on the chassis. With
it as a guide the wiring of the chassis becomes a routine matter
5 . 1 File of Equations
The first step in the process is the development of a file of
equations which describe the logic of the design. The format of the
file of equations is illustrated in figure 5-1. Each entry in the file
consists of two lines. The first line is a Boolean equation for one
inverter. The entries on the right-hand side of the equation are the
OR inputs to the inverter whose number appears on the left-hand side
of the equation. Each of the OR entries may consist of several AND
terms. Since each of the equations in the file represents an inverter,
it is understood that the term on the left of the equals sign is the lo-
gical NOT that results from the Boolean relation on the right. That
is, the equation of figure 5-1 might better be written
K
000
=K001 + E 000 X111 + -062 000
If any of the OR terms on the right are a logical "1" , the output of
K will be "0" . Since this relation holds for every inverter in the
file of equations , the line is not normally written above the term on
the left of the equals sign, but is understood. On the second line of









to be the logical NOT of the





















Figure 5-2 Exsmple Logic Diagram
k&

on the chassis of the logic card which contains the subject inverter.
More information about this entry will be given in the next section.
The entry in parenthesis on the second line is the type of logic card
on which the inverter is mounted. The inverters which are connected
to the output of the subject inverter are listed in the right-hand entry
of the second line. An example will illustrate the technique of going
from the logic diagram to the file of equations
.
Consider the logic diagram of figure 5-2 and write the file of
equation entries for the FF, K . Recall that the FF square on
a logic diagram represents two inverters with internal feedback and
crossed output leads, see figure 3-6. Here the term internal feedback
may be misleading. It is used to mean that the connections between
the inverters are not shown on the logic diagram, but they must most
surely be wired in the circuit by the designer.
Comparing the logic diagram of figure 5-2 and the logic equation
of the previous example, figure 5-1, it should be apparent that the
equation is written for K in the logic diagram. Note that K has
an output, not shown in the diagram, to K ; and the other output is
to D . K can be built using a 23 card since it has three inputs
and two outputs. The equation entry for K is
K
001 K000 + T
050
A04 (23) K000 A001
The feedback term is listed first on the right-hand side of the equa-
tion for each half of a FF. In the equation K outputs to K and
to A . K could have been constructed using a 22 card but since
the other half of the 2 3 card for K is available this was used. Thus
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both entries in the file have the same chassis location number, A04.
The rules governing the use of the CDC logic card were given in
section 2 3. In light of these rules certain conditions can be placed
on the file of equations. These are:
(1) No more than eight output terms can be listed in the second line.
(2) A maximum of six OR terms can appear on the righthand side of
an equation.
(3) No OR term can contain more than four AND terms.
(4) The total number of OR terms and output terms cannot exceed 12.
5 . 2 Chassis Map
The chassis map is a diagram which shows the location of each
inverter on the chassis. The diagram also shows the type of card
which is to be installed in each location, A typical chassis map is
shown in figure 5-3. It is a block drawing of each card location from
the card side of the chassis. The rows on the drawing are identified
by letter; A for the top row, B for the second row, etc. The card lo-
cations in a row are numbered from left to right; the left-most card
is number 1
.
The chassis map is used by the designer to lay out the card lo-
cations to achieve a minimum wire run. When a layout has been de-
cided upon, the card location numbers, A01, B12, etc. , are entered
in the file of equations
.
5 . 3 Wiring Tabulation
The wiring tabulation (wire tabs) is the final step in the logical
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01 02 03 ok 05 06
Figure 5-3 Chassis Map
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A typical set of wiring tabs is shown in figure 5-5. The "Origin"
column will contain only inputs; the "Destination" column only out-
puts. The "Description" terms usually lists the inverter numbers of
the "Origin" and "Destination" entries. Each entry in the tabulation
is written for a particular inverter input. Obviously if each input is
connected to the proper output, then when all the inputs have been
wired, all the outputs will also be properly wired.
The wiring tabulation is written from the file of equations. An
example will illustrate the technique. Consider again the flip-flop
of figure 5-2. The two file of equation entries for K and K are
shown again in figure 5-4. To facilitate writing the wire tabulation
input pin numbers are assigned to each OR term on the right side of
the Boolean equation in the file of equations . The first OR term on
the right of the equal sign is assigned the lowest numbered input pin
for that inverter, the second OR term the next pin, and so on; the num-
bers increasing from left to right. Each output term in the second line
of each entry in the file of equations is assigned an output pin
The output terms are numbered from left to right in descending order
of the numbered output pins. Referring again to the equations in
figure 5-4, K is a FF made up of the two inverters on the 23
card located at A04 on the chassis; the upper row, fourth card from
the left. The 23 card is a two inverter card with three inputs per in-
verter. K is the lower numbered (A) inverter and has inputs on
pins 1, 2, and 3; outputs on pins 4,5, and 6. K is the higher
numbered (C) inverter and has inputs on pins 7,8, and 9; outputs on
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SHEET 1 OF 1
Origin Destination Color Gauge Description Length Chg.
A0if.-1 AO^-12 Kooo Kooi
A0l|-2 A01-6 Kooo _ Eooo
A01-12 K000 - X111
•





Kooo _ O ooo
1
A0U-7 AOU-6 Kooi _ Kooo
1 1
"AOk-S A03-12 K001 _ j050
A0lj--9 AOl^-Ui
una s signed input,
Connect to ground
Figure 5-5 Typical Wire Tabulation
50

^OOOvlll , T062 n 000 . , . . , „ , o *vE X , and J are assigned to pins 1, 2, and 3; the output
connections which will go to K and D are assigned to pins 6
and 5 respectively. As for K , it will receive an input from K on
pin 7, and from J on pin 8; the unused input, pin 9, must be grounded
The output to K will be from pin 12 , and to A from pin 11 . These
numbers are assigned as shown in figure 5-4. The numbers have been
circled in the figure. This pin number assignment system will give the
broadest latitude for handling last minute card changes with ease. If
a design calls for a 23 card, but none are available; the 23 card can
be replaced by a 24 card, and the only wiring change will be the addi-
tion of two wires to ground the unused input terminals.
To summarize the numbering scheme, it is this; assign the lowest
number to the first input and so on up; assign the highest number to
the first output and number down. This may leave room in the middle
for variation in card type
.
Now the wire tabulation can be written by associating the proper
input and output and recording the assigned pin numbers. Again re-
ferring to figure 5-4, the first input is at A04
,
pin 1; so this is entered
under "Origin" in the wire tabulation, figure 5-5. Referring to the
K entry in the file of equations it is seen that the output from
K which has been assigned to K is at pin 12 . Thus the proper
"Destination" for the wire that originates at A04-1 is A04-12. The
„000
. , „000 . v lll - , ...second input to K is from E and X . Let us assume that
^000 , v lll ,, . tsftl „u . r 000 . ,.E and X are on a 21 card at A01 on the chassis; E might
„000 , . c . v lll . „000 , . .„have an output to K from pin 6, and X to K from pin 12.
Since this is an AND it is necessary to connect both output pins
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(A01-6, A01-12) to the input pin (A04-2) . This entry is shown on
lines two and three of the wire tabs. The entry is read, "Connect a
wire from A04-2 to A01-6, then connect a wire from A01-6 to A01-12."
The particular connecting route chosen is not important electrically.
That is, the connections could have been from A04-2 to A01-12, then
from A01-12 to A01-6. Usually the shortest route is chosen. The
other entries in figure 5-5 are the other connections for K , and
the connections for K
52
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6. Example Design Problem
A purely hypothetical problem will illustrate the entire design
procedure. The problem will be to design and construct the logic neces-
sary to present the truth table of binary addition on the face of an
oscilloscope. The logic of binary addition was discussed in section
4 . The inputs to the truth table for A and B were 00 , 01 , 10 , and 1 1
.
But these are the outputs of a two stage binary counter. Thus a counter
can be used to drive the logic circuitry of figure 4-3, and a scope
synched with the counter will present the results. The counter will
count pulses created using logical circuitry and the output from a
square wave generator, the HP 2 HA. The problem in block diagram
form is shown in figure 6-1
.
6.1 Logic Diagram and Circuit Description
The logic diagram of the pulse forming circuits and the counter
is shown in figure 6-2. The output of the HP 211A is a 100 kc square
wave, 3.0 volts peak to peak, between and -3.0 volts. This input
voltage is constrained between the limits of -2.0 volts and -3.0 volts
by the input OR circuit of J
The pulse at the input to J is formed by ANDing the outputs
, T001 , T004 ., .. . ., I11H . . T 001 .. . .
of J and J . At a time when there is a 1 into J , the output
of J
001
will be "0", and the output of J
004
will be a "1". When the
input to J changes to a "0" , the output of J goes to a "1" and
004 007
the AND with the output of J will be made, feeding a 1 into J
The input to J will remain a "1" until the output of J goes to a
"0"
. This is delayed for the period of time that it takes for the three
































Figure 6-2 Logic Diagram of Pulse and Counter Circuits
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inverter to switch is not less than 50 nanoseconds and not greater
than 100 nanoseconds, the 1" input to J will last for not less than
150 nanoseconds nor more than 300 nanoseconds. The actual pulse
observed at the output of J is pictured in figure 6-3. This "Fall"
pulse will occur each time the input signal to J goes from a "1"
to a "0" . A "1" will occur at the input to J whenever the input to
J goes from a "0" to a "1". This will be referred to as the "Rise"
pulse The input signal and the pulses from J and J are shown
in figure 6-4 .
The counter consists of two stages, and is double rank. It
counts the Fall pulse from J . The count from the left-hand rank
of the counter is gated into the right-hand rank by the Ri se pulse.
This rank readies the proper gates at the input to the left-hand rank
so that the count can be increased by the next Fall pulse. The double
rank is required to prevent any one pulse from advancing the counter
more than one count. The output pulse from J and the counter out-
puts from K and K are shown in figure 6-5. It is important to
note that because of the mirror in the scope camera the sweep in
oscillographs is from right to left.
The adder logic diagram is shown in figure 6-6. The counter in-
put signals , and the sum and carry outputs are also shown in the
figure. The sum and carry outputs clearly agree with the truth table.
The pul ses which appear in the sum output are due to the differences
in inverter rise and fall time in the counter.
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Figure 6-5 Observed lulse at Output of J00B
(horizontal scale 100 nanoseconds/cm.)
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Figure 6-i| hP 211A Output and Pulses from J008 and J010
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Figure 6-6 Adder Logic Oiagram
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6.2 File of Equations
Pulse Circuitry:
J
= Input from signal generator







A03 (21) ,005 ,007
,005 ,004


















= K001 + ,008K002
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001
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010 K012 A002 A003
K012 K013 + T
010K011
B06 (22) K013 K010
K
013 K012 + T 010K010
B06 (22) K012 K011
Binary Adder:
Aooi Kooi
A06 (21) A003 A004
A002 K011







































































































































































































































Formal logical design techniques can become important "tools"
for the logical designer if they can be re ted to the basic circuit
module of the equipment being designed. Only two such techniques
have been considered in this paper; the symbolic logic diagram, and
Boolean algebra. Many other formal design techniques need to re-
ceive the same or similar treatment. For example, Boolean Matrices
and Designation Numbers have received intense formal development
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Equations of Boolean Algebra
1. A+ A = A Absorption rule for +
2. A • A = A Absorption rule for •
3. A+ B = B + A Commutative rule for +
4. A • B = B • A Commutative rule for •
5. (A + B) + C = A + (B + C)
= A+ B + C Associative rule for +
6. (A • B) • C = A • (B • C)
= A • B • C Associative rule for •
7. A-(B+C)=A-B + A-C Distributive rule of • c
8. A + B • C = (A + B) ' (A + C) Distributive rule of + c
9. A • B = A+ B De Morgan's rule for •
10. A+ B = A ' B De Morgan's rule for +
11. A+ I = I
12. A • I = A
13. + A = A
14. • A = A
15. A+ A= I
16. A A =
17. A+ A • B = A
18. A+ A • B=A+B
19. A-B+B-C+C-A=(A + B) • (B + C) • (C + A)
20. A-B+A-C+B-C=A-]3 + B • C
21. 1 = A
over +
68







